CHAPTER 9

MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

<u>Contents</u>

- 9.1 Introduction
- 9.2 Multiplexers
- 9.3 Three-State Buffers
- 9.4 Decoders and Encoders
- 9.5 Read-Only Memories
- 9.6 Programmable Logic Devices
- 9.7 Complex Programmable Logic Devices
- 9.8 Field Programmable Gate Arrays

Objectives

- 1. Explain the function of a multiplexer. Implement a multiplexer using gates.
- 2. Explain the operation of three-state buffers. Determine the resulting output when three-state buffers outputs are connected together. Use three-state buffers to multiplex signals onto a bus.
- 3. Explain the operation of a decoder and encoder. Use a decoder with added gates to implement a set of logic functions. Implement a decoder or priority encoder using gates.
- 4. Explain the operation of a read-only memory (ROM). Use a ROM to implement a set of logic functions.
- 5. Explain the operation of a programmable logic array (PLA). Use a PLA to implement a set of logic functions. Given a PLA table or an internal connection diagram for a PLA, determine the logic functions realized.
- 6. Explain the operation of a programmable array logic device (PAL). Determine the programming pattern required to realize a set of logic function with a PAL.
- 7. Explain the operation of a complex programmable logic device (CPLD) and a field programmable gate array (FPGA).
- 8. Use Shannon's expansion theorem to decompose a switching function.

9.1 Introduction

- Multiplexer, Decoder, encoder. Three-state Buffer
- ROMs
- PLD
- PLA
- CPLD
- FPGA

Fig 9-1. 2-to-1 Multiplexer and Switch Analog



logic equation for the 2 - to -1 MUX

$$Z = A'I_0 + AI_1$$

Fig 9-2. Multiplexer (1)



logic equation for the 4 - to -1 MUX

 $Z = A'B'I_0 + A'BI_1 + AB'I_2 + ABI_3$

Fig 9-2. Multiplexer (2)



logic equation for the 8 - to -1 MUX

 $Z = A'B'C'I_0 + A'B'CI_1 + A'BC'I_2 + A'BCI_3$ $+ AB'C'I_4 + AB'CI_5 + ABC'I_6 + ABCI_7$



logic equation for the 2^n - to -1 MUX

$$Z = \sum_{k=0}^{2^n - 1} m_k I_k$$

Fig 9-3. Logic Diagram for 8-to-1 MUX



Fig 9-4. Quad Multiplexer Used to Select Data



Fig 9-5. Quad Multiplexer with Bus Inputs and Output



Fig 9–6. Gate Circuit with Added Buffer



Fig 9-7. Three-State Buffer



Fig 9-8. Four Kinds of Three-State Buffers



We use the Symbol Z to represent high-impedance state

Fig 9-9. Data Selection Using Three-State Buffers



Fig 9–10. Circuit with Two Three-State Buffers



		S 2		
S 1	Х	0	1	Ζ
Х	X	Х	Х	Х
0	X	0	Х	0
1	X	Х	1	1
Ζ	X	0	1	Ζ

X = Unknown

Fig 9-11. 4-Bit Adder with Four Sources for One Operand



Fig 9-12. Integrated Circuit with Bi-Directional Input/Output Pin



Fig 9-13. 3-to-8 Line Decoder



a b c	y ₀	y_1	y ₂	y ₃	y_4	У ₅	У ₆	У ₇
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1

Fig 9-14. A 4-to-10 Line Decoder (1)



Fig 9-14 A 4-to-10 Line Decoder (2)	BCD Input	t Decimal Output								
	ABCD	0 1	2	3	4	5	6	7	8	9
	0 0 0 0	0 1	1	1	1	1	1	1	1	1
	0 0 0 1	1 0	1	1	1	1	1	1	1	1
	0 0 1 0	1 1	0	1	1	1	1	1	1	1
<u> </u>	0 0 1 1	1 1	1	0	1	1	1	1	1	1
A B C D	0 1 0 0	1 1	1	1	0	1	1	1	1	1
7442 ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ 	0 1 0 1	1 1	1	1	1	0	1	1	1	1
	0 1 1 0	1 1	1	1	1	1	0	1	1	1
	0 1 1 1	1 1	1	1	1	1	1	0	1	1
	1 0 0 0	1 1	1	1	1	1	1	1	0	1
$m_{9} m_{8} m_{7} m_{6} m_{5} m_{4} m_{3} m_{2} m_{1} m_{0}$	1 0 0 1	1 1	1	1	1	1	1	1	1	0
(b) Block diagram	1 0 1 0	1 1	1	1	1	1	1	1	1	1
	1 0 1 1	1 1	1	1	1	1	1	1	1	1
	1 1 0 0	1 1	1	1	1	1	1	1	1	1
	1 1 0 1	1 1	1	1	1	1	1	1	1	1
	1 1 1 0	1 1	1	1	1	1	1	1	1	1
	1 1 1 1	1 1	1	1	1	1	1	1	1	1
		I	(c)	Tru	th T	able	2			

Fig 9-15. Realization of a Multiple-Output Circuit Using a Decoder

$$y_i = m_i$$
, $i = 0$ to $2^n - 1$ (noninverted outputs)
 or
 $y_i = m_i' = M_i$, $i = 0$ to $2^n - 1$ (inverted outputs)



Fig 9-16. 8-to-3 Priority Encoder



y ₀	y_1	y ₂	y ₃	y_4	У ₅	У ₆	y ₇	a	b	c	d
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
Х	1	0	0	0	0	0	0	0	0	1	1
Х	Х	1	0	0	0	0	0	0	1	0	1
Х	Х	Х	1	0	0	0	0	0	1	1	1
Х	Х	Х	Х	1	0	0	0	1	0	0	1
Х	Х	Х	Х	Х	1	0	0	1	0	1	1
Х	Х	Х	Х	Х	Х	1	0	1	1	0	1
Х	Х	Х	Х	Х	Х	Х	1	1	1	1	1

Fig 9-17. An 8-Word x 4-Bit ROM



(a) Block diagram

(b) Truth table for ROM

Fig 9-18. Read-Only Memory with *n* Inputs and *m* Outputs



Fig 9–19. Basic ROM Structure



Fig 9-20. An 8-Word x 4-Bit ROM



Fig 9–21. Equivalent OR Gate for F_0



$$F_0 = \sum m(0,1,4,6) = A'B' + AC'$$

Fig 9-22. Hexadecimal to ASCII Code Converter

	Inp	put		Hex		ASC	II Co	de for	·Hex	Digit				
W	X	Y	Z	Digit	A ₆	A_5	A_4	A ₃	A_2	\mathbf{A}_{1}	\mathbf{A}_{0}			
0	0	0	0	0	0	1	1	0	0	0	0			• A_5
0	0	0	1	1	0	1	1	0	0	0	1	117		A ₄
0	0	1	0	2	0	1	1	0	0	1	0	V		A
0	0	1	1	3	0	1	1	0	0	1	1		ROM	113
0	1	0	0	4	0	1	1	0	1	0	0	$Y \longrightarrow$		A ₂
0	1	0	1	5	0	1	1	0	1	0	1	Z →		A ₁
0	1	1	0	6	0	1	1	0	1	1	0			A
0	1	1	1	7	0	1	1	0	1	1	1			70
1	0	0	0	8	0	1	1	1	0	0	0	•		-
1	0	0	1	9	0	1	1	1	0	0	1			
1	0	1	0	Α	1	0	0	0	0	0	1			
1	0	1	1	В	1	0	0	0	0	1	0			
1	1	0	0	С	1	0	0	0	0	1	1			
1	1	0	1	D	1	0	0	0	1	0	0			
1	1	1	0	Ε	1	0	0	0	1	0	1			
1	1	1	1	F	1	0	0	0	1	1	0			

Fig 9-23. ROM Realization of Code Converter



Fig 9–24. Programmable Logic Array Structure



Fig 9-25. PLA with Three Inputs, Five Product Terms, and Four Outputs



Fig 9–26. AND-OR Array Equivalent to Figure 9–25



Table 9–1. PLA Table for Figure 9–25

Product		Inputs	5		Out	puts	
Term	А	В	С	F_0	F_1	F_2	F ₃
A'B'	0	0	-	1	0	1	0
AC'	1	-	0	1	1	0	0
В	-	1	-	0	1	0	1
BC'	-	1	0	0	0	1	0
AC	1	-	1	0	0	0	1

 $F_{0} = A'B' + AC'$ $F_{1} = AC' + B$ $F_{2} = A'B' + BC'$ $F_{3} = B + AC$

Fig 9–27. PLA Realization of Equations (7–23b)



Programmable Array Logic



The symbol of Figure 9-28(a)



Programmable Array Logic



Connections to the AND gate inputs in a PAL



Fig 9-29. Implementation of a Full Adder Using a PAL



9.7 Complex Programmable Logic Devices

Fig 9-30. Architecture of Xilinx XCR3064XL CPLD

(Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc.1999–2003. All rights reserved.)



9.7 Complex Programmable Logic Devices

Fig 9-31. CPLD Function Block and Macrocell (A Simplified Version of XCR3064XL)



Fig 9–32. Equivalent OR Gate for F_0



Fig 9-33. Simplified Configurable Logic Block (CLB)



*= Programmable MUX

Fig 9-34. Implementation of a Lookup Table (LUT)



F = a'b'c'd' + a'b'cd + a'bcd' + ab'c'd + ab'cd' + abcd' + a

Decomposition if switching Functions

$$f(a,b,c,d) = a' f(0,b,c,d) + af(1,b,c,d) = a' f_0 + af_1$$

$$f(a,b,c,d) = c'd' + a'b'c + bcd + ac'$$

= a'(c'd'+b'c+bcd) + a(c'd'+bcd+c')
= a'(c'd'+b'c+cd) + a(c'+bd) = a'f_0 + af_1

$$f(x_1, x_2, \dots, x_{i-1}, x_i, x_{i+1}, \dots, x_n)$$

= $x_i' f(x_1, x_2, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) + x_i f(x_1, x_2, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n)$
= $x_i' f_0 + x_i f_i$

Decomposition if switching Functions

$$f(a,b,c,d,e) = a' f(0,b,c,d,e) + af(1,b,c,d,e) = a' f_0 + af_1$$

$$\begin{aligned} G(a,b,c,d,e,f) &= a'G(0,b,c,d,e,f) + aG(1,b,c,d,e,f) = a'G_0 + aG_1 \\ G_0 &= b'G(0,0,c,d,e,f) + bG(0,1,c,d,e,f) = b'G_{00} + bG_{01} \\ G_1 &= b'G(1,0,c,d,e,f) + bG(1,1,c,d,e,f) = b'G_{10} + bG_{11} \end{aligned}$$

 $G(a,b,c,d,e,f) = a'b'G_{00} + a'bG_{01} + ab'G_{10} + abG_{11}$

Fig 9-35. Function Expansion Using a Karnaugh Map

Fig 9-36. Realization of Five- and Six-Variable Functions with Function Generators

