CHAPTER 16

# SEQUENTIAL CIRCUIT DESIGN

Click the mouse to move to the next page. Use the ESC key to exit this chapter.

# Contents

- 16.1 Summary of Design Procedure for Sequential Circuits
- 16.2 Design Example--Code Converter
- 16.3 Design of Iterative Circuits
- 16.4 Design of Sequential Circuits Using ROMs and PLAs
- 16.5 Sequential Circuit Design Using CPLDs
- 16.6 Sequential Circuit Design Using FPGAs
- 16.7 Simulation and Testing of Sequential Circuits
- 16.8 Overview of Computer-Aided Design

# Objectives

- 1. Design a sequential circuit using gates and flip-flops.
- 2. Test your circuit by simulating it and by implementing it in lab.
- 3. Design a unilateral iterative circuit. Explain the relationship between iterative and sequential circuit, and convert from one to the other.
- 4. Show how to implement a sequential circuit using a ROM or PLA and flip-flops.
- 5. Explain the operation of CPLDs and FPGAs and show how they can be used to implement sequential logic.

# Summary of Design Procedure for Sequential Circuits

- 1. Given the problem Statement, determine the relationship between the input and output sequences and derive state table. Construct a State Graph.
- 2. Reduce the table to a minimum number of states. Eliminate duplicates rows by row matching and then form an implication table.
- 3. Use Flip/flops for representing states. Assign a unique combination of F/F states corresponds to in each state in reduced table.
- 4. Form a transition table.
- 5. Plot next-state map and input maps for F/F and derive the input F/F equations.
- 6. Realize the F/F input equations and output equations using available logic
- 7. Testing your circuit

BCD code $\rightarrow$ excess 3 co	ode co	onvert	er						
		X INPUT				Z OUTPUT			
TABLE 16-1		(BC	CD)		(excess-3)				
	t <sub>3</sub>	t <sub>2</sub>	t <sub>1</sub>	t <sub>0</sub>	t <sub>3</sub>	t <sub>2</sub>	t <sub>1</sub>	t <sub>0</sub>	
	0	0	0	0	0	0	1	1	
	0	0	0	1	0	1	0	0	
	0	0	1	0	0	1	0	1	
	0	0	1	1	0	1	1	0	
	0	1	0	0	0	1	1	1	
	0	1	0	1	1	0	0	0	
	0	1	1	0	1	0	0	1	
	0	1	1	1	1	0	1	0	
	1	0	0	0	1	0	1	1	
	1	0	0	1	1	1	0	0	

#### TABLE-16-2 State Table for Code Converter

	INPUT Sequence Received	Present	Next State	Present Output(Z)
TIME	(Least significant Bit First)	State	X = 0   1	$X = 0 \qquad 1$
t <sub>0</sub>	reset	А	B C	1 0
t <sub>1</sub>	0	В	D F	1 0
	1	С	E G	0 1
	00	D	H L	0 1
t <sub>2</sub>	01	E	I M	1 0
	10	F	J N	1 0
	11	G	K P	1 0
	000	Н	A A	0 1
	001	Ι	A A	0 1
	010	J	A -	0 -
t <sub>3</sub>	011	K	A -	0 -
	100	L	A -	0 -
	101	Μ	A -	1 -
	110	Ν	A -	1 -
	111	Р	A -	1 -

TABLE16-3 Reduced State Table for Code Converter

		Next		Present		
	Present	State		Output(Z)	)	
Time	State	X = 0	1	X = 0	1	
t <sub>0</sub>	А	В	С	1	0	
t <sub>1</sub>	В	D	E	1	0	
	С	E	E	0	1	
t <sub>2</sub>	D	Н	Η	0	1	
	E	Н	Μ	1	0	
t <sub>3</sub>	Н	А	А	0	1	
	М	А	-	1	-	

 $H\equiv I\equiv J\equiv K\equiv L \ , \quad M\equiv N\equiv P \qquad \text{and} \qquad E\equiv F\equiv G$ 

Figure 16-1: State Graph for Code Converter



Figure 16-2: Assignment Map for Flip Flops



(b)transition table

Figure 16-3: Karnaugh Maps for Code Converter Design



Figure 16-4: Code Converter Circuit



Figure 16-4 shows the resulting sequential circuit

Sequential Circuit Design → Iterative Design

Figure 16-5: Unilateral Iterative Circuit



The simplest form of an iterative circuit consists of a linear array of combinational cells with signals between cells traveling in only one direction.

Comparator Design using Iterative Circuit

Figure 16-6: Form of Iterative Circuit for Comparing Binary Numbers



Figure 16-6 shows the form of the iterative circuit, although the number of leads between each pair of cells is not yet know.

TABLE 16-4 State Table for Comparator

S		$X_i Y_i =$	00	S <sub>i+1</sub> 01	11	10	$Z_1$	$Z_2$	$Z_3$
X=Y	S <sub>0</sub>		S <sub>0</sub>	S <sub>2</sub>	S <sub>0</sub>	<b>S</b> <sub>1</sub>	0	1	0
X>Y	$S_1$		$S_1$	$\mathbf{S}_1$	$S_1$	$S_1$	0	0	1
X <y< td=""><td><math>S_2</math></td><td></td><td><math>S_2</math></td><td>S<sub>2</sub></td><td><math>S_2</math></td><td>S<sub>2</sub></td><td>1</td><td>0</td><td>0</td></y<>	$S_2$		$S_2$	S <sub>2</sub>	$S_2$	S <sub>2</sub>	1	0	0

TABLE 16-5	State Assignment	and Transition	Table for	Comparator
------------	------------------	----------------	-----------	------------

a <sub>i</sub>	b <sub>i</sub>	x <sub>i</sub> y <sub>i</sub> =	00	a <sub>i+</sub> 01	b <sub>i+</sub> 11	10	$Z_1$	$Z_2$	$Z_3$
0	0		00	10	00	01	0	1	0
0	1		01	01	01	01	0	0	1
1	0		10	10	10	10	1	0	0

Equations for the first cell (a1=b1='00')

$$a_{2} = a_{1} + x_{1} y_{1} b_{1} = x_{1} y_{1}$$
  
 $b_{2} = b_{1} + x_{1} y_{1} a_{1} = x_{1} y_{1}$ 





Figure 16-8: Output Circuit for Comparator

output maps, equations, and circuit.





 $Z_1 = 1$  if X < Y ,  $Z_2 = 1$  if X = Y ,  $Z_3 = 1$  if X > Y

Figure 16–9: Sequential Comparator for Binary Numbers



Figure 16-9 shows the resulting circuit.

Sequential Circuit can be designed using a ROM and F/F's

TABLE 16-6: Revisit the Code Converter Design

Present Next State Present Output (Z) State X=0 1 X= 0 1 В C 0 Α 1 В D E 0 1 E C E 0 1 D Η Η 0 E Η Μ 0 1 Η 0 Α Α Μ A 1 \_

(a)State table

TABLE 16-6

(b)Transition table

				$Q_1^+ Q_2^+ Q_3^+$		2	Z
	$Q_1$	$Q_2$	<b>Q</b> <sub>3</sub>	X=0	X=1	X=0	X=1
A	0	0	0	001	010	1	0
В	0	0	1	011	100	1	0
С	0	1	0	100	100	0	1
D	0	1	1	101	101	0	1
E	1	0	0	101	110	1	0
Η	1	0	1	000	000	0	1
K	1	1	0	000	-	1	-

 $D_1 = Q_1^+, \quad D_2 = Q_2^+ \quad and \quad D_3 = Q_3^+$ 

TABLE 16-6	X	$Q_1$	<b>Q</b> <sub>2</sub>	<b>Q</b> <sub>3</sub>	Z	$D_1$	$D_2$	D <sub>3</sub>
	0	0	0	0	1	0	0	1
(c)Truth table	0	0	0	1	1	0	1	1
	0	0	1	0	0	1	0	0
	0	0	1	1	0	1	0	1
	0	1	0	0	1	1	0	1
$(X,Q_1,Q_3 \text{ and } Q_3)$	0	1	0	1	0	0	0	0
	0	1	1	0	1	0	0	0
<b>*ROM OUTPUTS</b>	0	1	1	1	Х	X	Х	Х
$(Z,D_1,D_2 \text{ and } D_3)$	1	0	0	0	0	0	1	0
· ·	1	0	0	1	0	1	0	0
	1	0	1	0	1	1	0	0
	1	0	1	1	1	1	0	1
	1	1	0	0	0	1	1	0
	1	1	0	1	1	0	0	0
	1	1	1	0	Х	X	Х	X
	1	1	1	1	X	X	Х	X

Figure 16-10:Realization of Table 16.6(a) Using a ROM



A ROM with four input(2<sup>4</sup> words) and four outputs is required, as shown in Figure16-10

$$D_{1} = Q_{1}^{+} = Q_{2}^{'}$$

$$D_{2} = Q_{2}^{+} = Q_{1}$$

$$D_{3} = Q_{3}^{+} = Q_{1}Q_{2}Q_{3} + X'Q_{1}Q_{3}' + XQ_{1}Q_{2}'$$

$$Z = X'Q_{3}' + XQ_{3}$$

TABLE 16-7	Х	<b>Q</b> <sub>1</sub>	<b>Q</b> <sub>2</sub>	Q3	Z	$D_1$	$D_2$	$D_3$
	_	-	0	-	0	1	0	0
	-	1	-	-	0	0	1	0
	-	1	1	1	0	0	0	1
	0	1	-	0	0	0	0	1
	1	0	0	-	0	0	0	1
	0	-	-	0	1	0	0	0
	1	-	-	1	1	0	0	0

Figure 16–11: Segment of Sequential PAL



$$Q^+ = D = A B Q + A B Q$$

Figure 16-12: CoolRunner-II Architecture(Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc. 1999-2003. All rights reserved.)



Figure 16-12 shows the structure of a Xilinx CoolRunner II CPLD, which uses a PLA in each function block.

Figure 16-13: CoolRunner-II Macrocell(Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc. 1999-2003. All rights reserved.)



Figure 16-14: CPLD Implementation of a Mealy Machine



Figure 16-15: CPLD Implementation of a Shift Register



Figure 16–16: CPLD Implementation of a Parallel Adder with Accumulator



$$X_{i}^{+} = X_{i} \oplus Y_{i} \oplus c_{i}$$

$$T \quad INPUT \quad is$$

$$T_{i} = X_{i}^{+} \oplus X_{i} = Y_{i} \oplus C_{i}$$

Figure 16-16 shows how three bit of the parallel adder with accumulator of Figure 12-5 can be implemented using a CPLD.

Figure 16-17: Xilinx Virtex/Spartan II CLB (Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc.1999-2003. All rights reserved.)



Figure 16–18: FPGA Implementation of a Mealy Machine



Figure 16–19: FPGA Implementation of a Shift Register



\*Figure 16-19 shows how the 4-bit loadable right-shift register Figure 12-15 can be implemented using an FPGA.

$$Q_{3}^{+} = CE'Q_{3} + CED_{3f} = (Ld + Sh)(Sh'D_{3} + ShSI)$$

$$D_{3f} \text{ is the } D \text{ input to } flip - flop3 \text{ therefore}$$

$$D_{3f} = Sh'D_{3} + ShSI$$

Figure 16-20: FPGA Implementation of a Parallel Adder with Accumulator



Figure 16-21: Simulator Output for an Inverter





Figure 16-21 shows the output from an inverter which has a nominal delay of 10 ns, a minimum delay of 5 ns, and a maximum delay of 15 ns.

Figure 16-22: Simulation Screen for Figure 13-7



#### Figure 16-23



(b) Simulator output with a nominal delay of 10 ns

Figure 16-23 shows the simulator input waveform for the example of Figure 16-22, using the test sequence X=10101.

Figure 16-24: Using a Shift Register to Generate Synchronized Inputs



The former can be accomplished by loading the inputs into a shift register, and then using the circuit clock to shift them into the circuit one at a time, as shown in figure 16-24.

#### Figure 16-25



(a) Synchronizer circuit



(b) Synchronizer inputs and outputs



# 16.7 Overview of Computer-Aided Design

Functions performance of CAD tools

•Generation and Minimization of logic equation

•Generation of bit patterns for programming PLD's

•Schematic Capture

•Simulation

•Synthesis tools

IC design and Layout

Test Generation

PC board Layout

Design a small digital systems with an FPGA

- 1. Draw a block diagram of the digital system. Define the required control signals and construct state graph and describes the required sequence of operations
- 2. Workout a detailed logic design using gates, F/F,register, counter,adders, etc... (HDL)
- 3. Construct a logic diagram using a schematic capture program(HDL)
- 4. Simulate and debug the logic diagram and make any necessary corrections to the design(HDL)
- 5. Run an implementation program that fits the design into the target FPGA
- 6. Simulation and verifying
- 7. Download the bit pattern into FPGA and test.