

# **REGISTERS AND COUNTERS**

## Contents

- 12.1 Registers and Register Transfers
- 12.2 Shift Registers
- 12.3 Design of Binary Counters
- 12.4 Counters for Other Sequences
- 12.5 Counter Design Using S-R and J-K Flip-Flops
- 12.6 Derivation of Flip-Flop Input Equations--Summary



- 1. Explain the operation of registers. Understand how to transfer data between registers using tri-state bus
- 2. Explain the shift register operation, how to build them and analyze operation. Construct a timing diagram for a shift register
- 3. Explain the operation of binary counters, how to build them using F/F and gates and analyze operation.
- 4. Given the present state and desired next state of F/F, determine the required F/F/ inputs
- 5. Given the desired counting sequence for a counter, derive F/F input equations.
- 6. Explain the procedures used for deriving F/F input equation.
- 7.Construct a timing diagram for a counter by tracing signals through the circuit.



#### Data Transfer Between Registers



Logic Diagram for 8-Bit Register with Tri-State Output





How data can be transferred?

The operation can be summarized as follows:

If EF = 00, *A* is stored in G(or H). If EF = 01, *B* is stored in G(or H). If EF = 10, *C* is stored in G(or H). If EF = 11, *D* is stored in G(or H).

Parallel Adder with Accumulator

N-Bit Parallel Adder with Accumulator



Adder Cell with Multiplexer (Figure 12–6)



#### Right-Shift Register



8-Bit Serial-in, Serial-out Shift Register



Typical Timing Diagram for Shift Register



#### Parallel-in, Parallel-Out Right Shift Register





(b) Implementation using flip-flops and MUXes

Shift Register Operation (Table 12-1)

Inp	puts	Next State	Action
Sh(Shift)	L(Load)	$\mathbf{Q}_3^+$ $\mathbf{Q}_2^+$ $\mathbf{Q}_1^+$ $\mathbf{Q}_0^+$	
0	0	$Q_3  Q_2  Q_1  Q_0$	no change
0	1	$\mathbf{Q}_3$ $\mathbf{Q}_2$ $\mathbf{Q}_1$ $\mathbf{Q}_0$	load
1	×	SI $Q_3$ $Q_2$ $Q_1$	right shift

Timing Diagram for Shift Register



The Next-state equations for the F/F are

$$\begin{split} Q_3^+ &= Sh^{'} \cdot L^{'} \cdot Q_3 + Sh^{'} \cdot L \cdot D_3 + Sh \cdot SI \\ Q_2^+ &= Sh^{'} \cdot L^{'} \cdot Q_2 + Sh^{'} \cdot L \cdot D_2 + Sh \cdot Q_3 \\ Q_1^+ &= Sh^{'} \cdot L^{'} \cdot Q_1 + Sh^{'} \cdot L \cdot D_1 + Sh \cdot Q_2 \\ Q_0^+ &= Sh^{'} \cdot L^{'} \cdot Q_0 + Sh^{'} \cdot L \cdot D_0 + Sh \cdot Q_1 \end{split}$$

Shift Register with Inverted Feedback (Figure 12–12) → Johnson Counter



A binary counter using three T F/F to count clock pulses



Counting sequence

 $\mathsf{CBA:} 000 \rightarrow 001 \rightarrow 010 \rightarrow 011 \rightarrow 100 \rightarrow 101 \rightarrow 110 \rightarrow 111 \rightarrow 000$ 

#### State Table for Binary Counter (Table 12–2)

Present State			Ne	xt St	ate	Flip - Flop Inputs				
С	В	A	$C^{\scriptscriptstyle +}$	$B^+$	$A^{\scriptscriptstyle +}$	$T_{C}$	$T_{B}$	$T_A$		
0	0	0	0	0	1	0	0	1		
0	0	1	0	1	0	0	1	1		
0	1	0	0	1	1	0	0	1		
0	1	1	1	0	0	1	1	1		
1	0	0	1	0	1	0	0	1		
1	0	1	1	1	0	0	1	1		
1	1	0	1	1	1	0	0	1		
1	1	1	0	0	0	1	1	1		

Karnaugh Map for Binary Counter (Figure 12–14)



 $T_a = 1$ ,  $T_b = A$ ,  $T_c = AB$ 

Binary Counter with D Flip-Flops (Figure 12-15)



The D input equations derived from the maps are

$$D_{A} = A^{+} = A^{'}$$

$$D_{B} = B^{+} = BA^{'} + B^{'}A = B \oplus A$$

$$D_{C} = C^{+} = C^{'}BA + CB^{'} + CA^{'} = C^{'}BA + C(BA)^{'} = C \oplus BA$$

Karnaugh Maps for D Flip-Flops (Figure 12-16)



State Graph and Table for Up–Down counter (Figure 12–17)



CBA	$C^+$	$B^+A^+$
	U	D
000	001	111
001	010	000
010	011	001
011	100	010
100	101	011
101	110	100
110	111	101
111	000	110
	I	1

When U=1, Up counting

When D=1, Down counting



The corresponding logic equations are

 $D_{A} = A^{+} = A \oplus (U + D)$  $D_{B} = B^{+} = B \oplus (UA + DA')$  $D_{C} = C^{+} = C \oplus (UBA + DB'A')$ 

When U=0 and D=1, these equations reduce to

 $D_{A} = A^{+} = A \oplus 1 = A^{'} \quad (A \text{ change state every clock cycle})$  $D_{B} = B^{+} = B \oplus A^{'} \quad (B \text{ change state when } A = 0)$  $D_{C} = C^{+} = C \oplus B^{'}A^{'} \quad (C \text{ change state when } B = A = 0)$ 

Loadable Counter with Count Enable (Figure 12–19)

Loadable counter (Figure 12-19(a))



Summarizes the counter operation (Figure 12-19(b))

ClrN	Ld	Ct	$C^+$ $B^+$ $A^+$	
0	×	×	0 0 0	_
1	1	×	$D_C  D_B  D_A$	(load)
1	0	0	C B A	(no change)
1	0	1	present state +	-1

Circuit for Figure 12–19 (Figure 12–20)



The next-state equations for the counter of Figure 12-20

$$A^{+} = D_{A} = (Ld' \cdot A + Ld \cdot D_{Ain}) \oplus Ld' \cdot Ct$$
$$B^{+} = D_{B} = (Ld' \cdot B + Ld \cdot D_{Bin}) \oplus Ld' \cdot Ct \cdot A$$
$$C^{+} = D_{c} = (Ld' \cdot C + Ld \cdot D_{Cin}) \oplus Ld' \cdot Ct \cdot B \cdot A$$

The sequence of states of a counter is not in straight binary order.

State Graph for Counter (Figure 12-21)

State Table for Figure 21.21 (Table 12-3)



The next-state maps in Figure 12-22(a) are easily plotted from inspection of Table 12-3  $\rightarrow$  <u>Use T-F/F</u>









(a) Next-state maps for Table 12-3







(b) Derivation of T inputs



Timing Diagram for Figure 12-23 (Figure 12-24)

P						
С	0	1	1		0	
В	0	0	1		1	
А	0	0	1		1	
$T_C$		]			   	
$T_B$			1			
$T_A$			-	 	   	1
	'				1	<u> </u>

State Graph for Counter (Figure 12-25)



#### Summary:

1.Form a state table which gives the next F/F states for each combination of present F/F states.

2.Plot the next-state maps from the table.

3.Plot a T input map for each F/F.

4. Find the T input equations from the maps and realize the circuit.

#### **Counter Design Using D Flip-Flop**

Following equations can be read from Figure 12-22(a):

 $D_{C} = C^{+} = B^{'}$   $D_{B} = B^{+} = C + BA^{'}$  $D_{A} = A^{+} = CA^{'} + BA^{'} = A^{'}(C + B)$ 

Counter of Figure 12–21 Using D Flip–Flops (Figure 12–26)



S-R Flip-Flop Inputs (Table 12-5)

S	R	Q	$Q^+$		Q	$Q^{\scriptscriptstyle +}$	<i>R</i>	S	Q	$Q^{\scriptscriptstyle +}$	R	S
0	0	0	0		0	0	∫ 0	0	0	0	0	×
0	0	1	1				∫0	1	0	1	1	0
0	1	0	0		0	1	1	0	1	0	0	1
0	1	1	0		1	0	0	1	1	1	x	0
1	0	0	1		1	1	<b>[</b> ]	0	•	-		Ū
1	0	1	1		•	•		0				
1	1	0	- ]	Inputs not	-		1	0				
1	1	1	-	allowed	-							
		(a)					(b)			(0	c)	

With columns added for the S and R flip-flop inputs (Table 12-6)

С	В	A	$C^+$	$B^+$	$A^+$	S <sub>C</sub>	$R_{C}$	$S_{B}$	$R_{B}$	$S_A$	$R_A$
0	0	0	1	0	0	1	0	0	×	0	×
0	0	1	-	-	-	×	×	×	×	×	×
0	1	0	0	1	1	0	×	×	0	1	0
0	1	1	0	0	0	0	×	0	1	0	1
1	0	0	1	1	1	×	0	1	0	1	0
1	0	1	-	-	-	×	×	×	×	×	×
1	1	0	_	-	-	×	×	×	×	×	×
1	1	1	0	1	0	0	1	×	0	0	1

Counter Design Using S-R Flip-Flop



J-K Flip-Flop Inputs (Table 12-7)

J	K	Q	$Q^+$	Q	$Q^{\scriptscriptstyle +}$	J	K	Q	$Q^+$	J	K
0	0	0	0	0	0	$\int 0$	0	0	0	0	×
0	0	1	1			<b>J</b> 0	1	0	1	1	×
0	1	0	0	0	1	ſ 1	0	1		I	1
0	1	1	0			1	1	I	0	×	I
1	0	0	1	1	0	$\int 0$	1	1	1	×	0
1	0	1	1			1	1		·		
1	1	0	1	1	1	$\begin{bmatrix} 0 \end{bmatrix}$	0				
1	1	1	0			$\left\{ 1 \right\}$	0				
						1			<b>,</b> .		
	(	a)			(b	)			(c)	)	

With columns added for the J and K flip-flop inputs (Table 12-8)

C	В	A	$C^+$	$B^+$	$A^+$	$J_{c}$	$K_{C}$	$J_{\scriptscriptstyle B}$	$K_{B}$	$J_A$	$K_A$
0	0	0	1	0	0	1	×	0	×	0	×
0	0	1	-	-	-	×	×	×	×	×	×
0	1	0	0	1	1	0	×	×	0	1	×
0	1	1	0	0	0	0	×	×	1	×	1
1	0	0	1	1	1	×	0	1	×	1	×
1	0	1	-	_	-	×	×	×	×	×	×
1	1	0	-	-	-	×	×	×	×	×	×
1	1	1	0	1	0	×	1	×	0	×	1

Counter of Figure 12-21 Using J-K Flip-Flops (Figure 12-28)



AB

00

01

11 0 1

00 0 0 1

01 0 1

11 х X х

10

10 X

00 01

0 х 0 х

1 1 11 10

0

0

0

х

х

11

X

х

х х

(b)

01 00

х

 $J_3 = A + BC$ 

 $R_2$ 

CQ2

CQ2	00	01	11	10
00	1	x	1	0
01	0	0	x	x
11	x	0	x	x
10	x	0	0	1

X

**X** 1

1 1 0

1

х х

0 1 х

 $T_1$ 

0

1

0

$Q_3$	c/	00	01	11	10
- 0 half	00	0	0	1	x
$_3 = 0$ half $3$	01	0	1	x	1
1.1.10	11	x	x	0	0
r = 1 half $<$	10	1	1	1	0

AB

01

11 1

 $Q_2 = 0$ half

 $Q_2 = 1$  half

00 01 11 10

x

х

1

1

х 1 0

0

0

 $Q_2^+$ 

1

0

х 0 0

0	O.C.	00	01	11	1
	00	x	x	x	0
ı I	01	X	x	x	,
<	11	x	x	1	1
0	10	0	0	0	U
		K	3 = C	+ AI	B'

х

Determination of Flip-Flop Input Equations from Next-State Equations Using Karnaugh Maps (Table 12-9)

Type of Flip-Flop		Q	= 0	Q	= 1	Rules for Forming Input Map From Next-State Map*					
	Input	<i>Q</i> <sup>+</sup> = 0	Q <sup>+</sup> = 1	Q <sup>+</sup> = 0	Q <sup>+</sup> = 1	Q = 0 Half of Map	Q = 1 Half of Map				
Delay	D	0	1	0	1	no change	no change				
Trigger	T	0	1 .	1	0	no change	complement				
Set-Reset	S	0	1	0	х	no change	replace 1's with X's**				
	R	X	0	1	0	replace 0's with X's**	complement				
J-K	J	0	1	х	Х	no change	fill in with X's				
	K	lх	l x	1	0	fill in with X's	complement				

Q<sup>+</sup> means the next state of Q

X is a don't care

\*Always copy X's from the next-state map onto the input maps first.

\*\*Fill in the remaining squares with 0's.

Example (illustrating the use of Table 12–9)



				10	P1A	01	11	10		2	A 00	01		10					
				00	0	1	0	1	1	00	0	1	1	0					
Derivation of				01	x	1	1	0		01	x	1	0	1					
-lip-Flop Input				10	0	0	<b>X</b> 0	x		10	0	0 0	<b>X</b>	x					
Equations Using					Q <sub>1</sub> h	= 0 alf	$Q_1 = hal$	: 1 f				7	Γi						
4-Variable Maps							- 1		(a)										
(Figure 12-29)	CQ2 AL	00	01	11	10		CQ2	B 00	01	11	10		CQ2	AB	00	01	11	10	
-	$-\frac{Q_2=0}{\text{half}} \longrightarrow 00$	1	x	1	0		00	0	x	0	x		0	0	1	x	1	0	
	$Q_2 = 1$ half	0	0	x	1		01	1	1	x	0		0	1	0	0	x	x	
	11	1	0	x	1		11	0	1	x	0		1	1	x	0	x	x	
	→ 10	x	0	0	1		10	X	x	x	0		1	0	x	0	0	1	
			(	$Q_2^+$				$R_2$						<i>S</i> <sub>2</sub>					
									(b)										
	Q3C AL	8 00	01	11	10		Q3C	<b>B</b> 00	01	11	10		Q3C	AB	00	01	11	10	
	$Q_{\rm r} = 0$ half $\int 00$	0	0	1	x		.00	0	0	1	X		0	0	x	x	x	X	
	$Q_3 = 0$ han $\int 01$	0	1	x	1		01	0	1	X	1		0	1	x	x	x	X	
	$Q_{\rm r} = 1 \text{ half} \int 11$	x	x	0	0		11	X	X	x	x		I	1	x	x	1	1	
	23 - 1 han 10	1	1	1	0		10	X	x	X	x		1	0	0	0	0	1	
					$Q_{3}^{+}$ .					$J_3 = A + BC$				$K_3 = C + AB'$					

х