## Example :Desgin Full-adder from two (74139) decoder.



## 1- Encoders

An Encoder is a digital circuit that perform the inverse operation of a decoder. An encoder has $2^{n}$ (or fewer) input and $n$ output lines.

The output lines generate the binary code corsponding to the input value. One of the most common Decoders is (4 to 2) encoder.The encoder in this system must translate the decimal input signals to binary output signals.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Fo | F1 | F2 | F3 | A | B |
| 1 | O | O | 0 | 0 | 0 |
| O | 1 | 0 | O | O | 1 |


| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

Truth table Of (4-2) Encoder
The truth table is the origin of most logic circuit you must have al the combinations that generate a logic 1 in the truth table, therefore

$$
\mathbf{A}=\mathbf{F} 2+\mathrm{F} 3 \quad, \quad \mathbf{B}=\mathbf{F} 1+\mathrm{F} 3
$$



Block Diagram Of Encoder


Logic Diagram of Encoder

## 2-Multiplexers

A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line.

The selection of a particular input line is controlled by a set of selection lines. Normally, there are $2^{\mathbf{n}}$ inputs and $\mathbf{n}$ selection lines whose bit combination determine which input is selected and $\mathbf{1}$ output.

## © 2 - to- 1 Line multiplexer

A 2 to 1 multiplexer connects one of two sources to a common destination as shown in figure below:

the block diagram of 2-to-1 multiplexer can be shown fellow :


The circuit has two data input lines, one output line, and one selection line S.

When $\mathbf{S}=\mathbf{o}$, the upper AND gate is enabled and Io has a path to the output. When $\mathbf{S}=\mathbf{1}$ the lower AND gate is enabled and I1 has a path to the output. The multiplexer acts like an electronic switch that selects one of two sources.

## -4-to-1 Line multiplexer



| S1 | S2 | Y |
| :---: | :---: | :---: |
| $\mathbf{O}$ | O | Io |
| $\mathbf{O}$ | $\mathbf{1}$ | I1 |
| $\mathbf{1}$ | $\mathbf{0}$ | I2 |
| $\mathbf{1}$ | $\mathbf{1}$ | I3 |

- Each of the four inputs , Io through I3, is applied to one input of an AND gate . selection lines $\mathbf{S 1}$ and $\mathbf{S o}$ are decoded to select a particular AND gate.
- The outputs of the AND gates are applied to a single OR gate that provides the $\mathbf{1}$-line output.
- The function table lists the input that passed to the output for each combination of the binary selection values .
- To demonstrate the circuit operation , consider the case when $\mathrm{S} 1 \mathrm{SO}=10$. The AND gate associated with input I2 has two of its input equal to 1 And the third input connected to I2 has the other three AND
gates have at least one input equal to 0 , which makes their outputs equal to 0 .
- The OR gat output is now equal to the value of I2, providing a path from the selected input to the output.
- A multiplexer is also called data selector, since is selects one of many inputs and steers the binary information to the output line.
- The AND gates and inverters in the multiplexer resemble a decoder circuit and indeed they decode the selection input lines.
- In general $\mathbf{2}^{\text {n-to-1 }}$ line multiplexers constructed from an $\mathbf{2}^{\mathbf{n}}$ input lines, one to each AND gate.
- The outputs of the AND gates are applied to a single OR gate.
- The size of a multiplexer is specified by the number $\mathbf{2}^{\mathbf{n}}$ of its data input lines and the single output line.
- The $\mathbf{n}$ selection lines are implied from $\mathbf{2}^{\mathbf{n}}$ data lines.
- As in decoders, multiplexers may have an enable input to control the operation of the unit . when the enable input is in the in active state, the outputs are disabled, and when it is in the active state, thr circuit functions as a normal multiplexer.


When ( $\mathrm{So}=\mathrm{O}$ and $\mathrm{S} 1=0$ ) the output Y will be Io

And if ( $\mathrm{So}=1$ and $\mathrm{S} 1=0$ ) $\rightarrow \mathrm{y}=\mathrm{I} 1$
And if ( $\mathrm{So}=1$ and $\mathrm{S} 1=1$ ) $\rightarrow \mathrm{y}=\mathrm{I} 2$
And if $(S O=1$ and $S 1=1) \rightarrow \mathrm{y}=\mathrm{I} 3$

| Data <br> inputs | Data <br> Selected |  | Output |
| :---: | :---: | :---: | :---: |
|  | S1 | So | Y |
| Io | o | o | $I_{0} \rightarrow \overline{S 1} \overline{S 0}$ |
| I1 | o | 1 | $I_{1} \rightarrow \bar{S} 1 S 0$ |
| I2 | 1 | o | $I_{0} \rightarrow S 1 \overline{S 0}$ |
| I3 | 1 | 1 | $I_{0} \rightarrow S 1 S 0$ |

Selection lines(s1) and (so) are decoded to select a particular AND gate. The outputs of the AND gates are applied to a single OR gates that provide the (1-line) output.
© 8-to-1 Line multiplexer


An 8-to-1 Mux can be used to realize any 4-variable function with no added gates. Three of variable are used as control inputs to Mux and the remaining variable is used as required on the data inputs.


| Data Inputs | Data Selected |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
|  | A | B | C |  |
| $\mathbf{I}_{0}$ | 0 | 0 | 0 | $\mathbf{I}_{0}$ |
| $\mathrm{I}_{1}$ | 0 | 0 | 1 | $\mathbf{I}_{1}$ |
| $\mathbf{I}_{2}$ | 0 | 1 | 0 | $\mathbf{I}_{2}$ |


| $\mathbf{I}_{3}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{I}_{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I}_{4}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{I}_{4}$ |
| $\mathbf{I}_{5}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{I}_{5}$ |
| $\mathbf{I}_{6}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{I}_{6}$ |
| $\mathbf{I}_{7}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{I}_{7}$ |

## Example1: using (8*1) multiplexer to realize full adder

 from truth table| inputs |  |  | output |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | Cin | $\Sigma(s)$ | Co | Decimal NO. |
| o | o | o | o | o | o |
| O | O | 1 | 1 | o | 1 |
| o | 1 | o | 1 | o | 2 |
| o | 1 | 1 | o | 1 | 3 |
| 1 | O | O | 1 | o | 4 |
| 1 | o | 1 | o | 1 | 5 |
| 1 | 1 | o | o | 1 | 6 |
| 1 | 1 | 1 | 1 | 1 | 7 |
| $\mathbf{A}+\mathbf{B + C i n}$ |  |  | Sum | $\begin{gathered} \text { Carry } \\ \text { out } \end{gathered}$ |  |



1. first we have $2^{3}$ inputs $=8$
2. then we have $n=3$ selection line to each mux
3. one output
4. full adder need 2 outputs sum and carry then we must connect two mux.

Example2: Design $A<>B$ comparator by using Multiplexers when $A$, B consist of two digits( $\mathbf{N}=2$ )? hint (use 74153 Mux)

Answer

## A $<>$ B $\Leftrightarrow$ XOR Gates



| Decimal | Bo | Ao | y |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{3}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |



Example3: using multiplexer to realize the switching function
$\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C})=\sum(1,4,5,7)$

| Decimal | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{4}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |


| 5 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{6}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| 7 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |



## 3- Demultiplexer

Is a combinational circuit that perform the inverse operation of Mux


It has one input and $\mathbf{2}^{\mathbf{n}}$ outputs and $\mathbf{n}$ control lines. The uses of demux is less than the mux circuit in electronics world .

## Example : design (1 * 4) Demux



| S1 | So | output |
| :---: | :---: | :---: |
| $\mathbf{o}$ | o | Fo |
| $\mathbf{0}$ | 1 | F1 |
| $\mathbf{1}$ | o | F2 |
| $\mathbf{1}$ | $\mathbf{1}$ | F3 |



