Chapter 5: Memory Device Characteristics

5.1 Memory Hierarchy

A typical memory hierarchy starts with a small, expensive, and relatively fast unit, called the cache, followed by a larger, less expensive, and relatively slow main memory unit. Cache and main memory are built using solid-state semiconductor material (typically CMOS transistors).

It is customary to call the fast memory level the primary memory. The solid-state memory is followed by larger, less expensive, and far slower magnetic memories that consist typically of the (hard) disk and the tape. It is customary to call the disk the secondary memory.


5.1.1 Memory Hierarchy Characteristics

The memory hierarchy can be characterized by a number of parameters. Among these parameters are the access type, capacity, cycle time, latency, bandwidth, and cost. The term access refers to the actions that physically takes place during a read or write operation.

The capacity of a memory level is usually measured in bytes. The cycle time is defined as the time elapsed from the start of a read operation to the start of a subsequent read. The latency is defined as the time interval between the request for information and the access to the first bit of that information. The bandwidth provides a measure of the number of bits per second that can be accessed.

The term random access refers to the fact that any access to any memory location takes the same fixed amount of time regardless of the actual memory location and/or the sequence of accesses that takes place. For example, if a write operation to memory location 100 takes 15 ns and if this operation is followed by a read operation to memory location 3000, then the latter operation will also take 15 ns. This is to be compared to sequential access in which if access to location 100 takes 500 ns, and if a consecutive access to location 101 takes 505 ns, then it is expected that an access to location 300 may take 1500 ns. This is because the memory has to cycle through locations 100 to 300, with each location requiring 5 ns.


	Access type	Capacity	Latency	Bandwidth	Cost/MB
CPU registers	Random	64-1024 bytes	1-10 ns	System clock rate	High
Cache memory Main memory Disk memory Tape memory	Random Random Direct Sequential	8–512 KB 16–512 MB 1–20 GB 1–20 TB	15–20 ns 30–50 ns 10–30 ms 30–10,000 ms	10-20 MB/s 1-2 MB/s 1-2 MB/s 1-2 MB/s	\$500 \$20-50 \$0.25 \$0.025



5.2 Memory Organization

The memory unit that communicates directly with the CPU is called the *main memory*. Device that provide backup storage are called *auxiliary memory* (magnetic disks and tapes) Used for storing system programs, large data files and other backup information. Only programs and data currently needed by the processor reside in main memory.

A special very-high-speed memory called a *cache* is sometimes used to increase the speed of processing. The cache access time is close to processor logic clock cycle time. The cache is used for storing segments of programs currently being executed in the CPU and temporary data frequently needed in the present calculations.



5.2.1 Main Memory

Main memory used to store programs and data during the computer operation. Technology based on semiconductor integrated circuits.

1- RAM (Random Access Memory)

The static RAM consists of internal Flip-Flops. Easier to use, shorter read/ write cycle. Dynamic RAM stores the binary information in the form of electric charges that are applied to capacitors. The capacitors must be periodically recharged. Large storage capacity, reduced power consumption.

2- ROM (Read Only Memory)

Used to storing programs that is permanently resident in the computer. ROM store initial program called *bootstrap loader*




Figure 2: Typical RAM chip






Figure 3: Typical ROM chip

Example:

Assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM. The RAM and ROM chips available are RAM(128 x 8) ROM(512 x 8)

	Hexadecimal				Ad	ldre	ss bi	15			
Component	address	10	9	8	7	6	5	4	3	2	1
RAM 1	0000-007F	0	0	0.	x	x	x	x	x	x	X
RAM 2	0080-00FF	0	0	1	x	x	x	х	х	х	X
RAM 3	0100-017F	0	1	0	x	x	x	х	х	х	X
RAM 4	0180-01FF	0	1	1	х	x	х	х	х	х	X
ROM	0200-03FF	1	x	х	х	х	x	х	х	х	2





5.2.2 Auxiliary Memory

The most devices are magnetic disks and tapes. The important characteristics of any device are its *access mode, access time, transfer rate, capacity and cost.*

The average time required to reach a storage location in memory and obtain its contents is called the access time. Seek time required to position the read/write head to a location and a transfer time required to transfer data to or from the device. Auxiliary storage is organized in records or blocks. The transfer rate is the number of characters or words that the device can transfer per second.

1- Magnetic Disks

A magnetic disk is a circular plate constructed of metal or plastic coated with magnetized material. Often both sides of the disk are used and several disks may be stacked on one spindle with read/write heads available on each surface. All disks rotate together at high speed and are not stopped or started for access purposes. Bits are stored in the magnetized surface in spots along concentric circles called tracks. The tracks are commonly divided into sections called sectors.




Figure 5: Magnetic Disk

2- Magnetic Tape

The tape itself is a strip of plastic coated with a magnetic recording medium. Bits are recorded as magnetic spots on the tape along several tracks. Read/Write heads are mounted one in each track so that data can be recorded and read as a sequence of characters. Magnetic tape units can be stopped started to move forward or in reverse. Gaps of unrecorded tape are inserted between records where the tape can be stopped.

3- Associative Memory

Many search algorithms have been developed to minimize the number of accesses while searching for an item in a random or sequential access memory. A memory unit accessed by content is called an associative memory or content addressable memory (CAM)"no address is given".

5.2.3 Cache Memory

The idea behind using a cache as the first level of the memory hierarchy is to keep the information expected to be used more frequently by the CPU in the cache (a small high-speed memory that is near the CPU).

A cache hit ratio, hc, is defined as the probability of finding the requested element in the cache. A cache miss ratio (1 - hc) is defined as the probability of not finding the requested element in the cache.

The effectiveness of a memory hierarchy depends on the principle of moving information into the fast memory infrequently and accessing it many times before replacing it with new information. This principle is possible due to a phenomenon called locality of reference; that is, within a given period of time, programs tend to reference a relatively confined area of memory repeatedly. There exist two forms of locality: spatial and temporal locality. Spatial locality refers to the phenomenon that when a given address has been referenced, it is most likely that addresses near it will be referenced within a short period of time, for example, consecutive instructions in a straight line program. Temporal locality, on the other hand, refers to the phenomenon that once a particular memory item has been referenced, it is most likely that it will be referenced next, for example, an instruction in a program loop.

A hierarchy consisting only of two levels, that is, the cache and the main memory. We assume that the main memory access time is tm and the cache access time is tc. We will measure the impact of locality in terms of the average access time, defined as the average time required to access an element (a word) requested by the processor in such a two-level hierarchy.

Impact of Temporal Locality

In this case, we assume that instructions in program loops, which are executed many times, for example, n times, once loaded into the cache, are used more than once before they are replaced by new instructions. The average access time, tav, is given by

$$t_{\rm av} = \frac{nt_{\rm c} + t_{\rm m}}{n} = t_{\rm c} + \frac{t_{\rm m}}{n}$$

Impact of Spatial Locality

In this case, it is assumed that the size of the block transferred from the main memory to the cache, upon a cache miss, is m elements. We also assume that due to spatial locality, all m elements were requested, one at a time, by the processor.

Based on these assumptions, the average access time, tav, is given by

$$t_{\rm av} = \frac{mt_{\rm c} + t_{\rm m}}{m} = t_{\rm c} + \frac{t_{\rm m}}{m}$$

Impact of Combined Temporal and Spatial Locality

In this case, we assume that the element requested by the processor created a cache miss leading to the transfer of a block, consisting of m elements, to the cache (that take tm). Now, due to spatial locality, all m elements constituting a block were requested, one at a time, by the processor (requiring mtc). Following that, the originally requested element was accessed (n 2 1) times (temporal locality), that is, a total of n times access to that element. Based on these assumptions, the average access time, tav, is given by


$$t_{\rm av} = \frac{\left(\frac{mt_{\rm c} + t_{\rm m}}{m}\right) + (n-1)t_{\rm c}}{n} = \frac{t_{\rm c} + \left(\frac{t_{\rm m}}{m}\right) + (n-1)t_{\rm c}}{n} = \frac{t_{\rm m}}{nm} + t_{\rm c}$$


A further simplifying assumption to the above expression is to assume that tm = mtc. In this case the above expression will simplify to

$$t_{\rm av} = \frac{mt_{\rm c}}{nm} + t_{\rm c} = t_{\rm c} + \frac{t_{\rm c}}{n} = \frac{n+1}{n}t_{\rm c}$$

Mapping process

The transformations of data from maim memory to cache memory known as mapping.





1- Associative Mapping

The associative memory stored both the address and content (data) of the memory word. This permits any location in cache to store any word from main memory.

Address Data 01000 3450 02777 6710 22345 1234	Argument register	
02777 6710	Address	——— Data ———
	01000	3450
22345 1234	02777	6710
22343 1234	2 2 3 4 5	1234
	Baselin dies coming th	

Figure 7: Associative Mapping

2- Direct Mapping

The CPU address of 15 bits is divided into two fields. The nine least significant bits constitute the *index* field and the remaining six bits form the *tag* field.




Figure 8: Direct Mapping

The disadvantage of direct mapping is that the hit ratio drop considerable if two or more words whose addresses have the same index but different tags are accessed repeatedly.

3- Set Associative Mapping

It was mentioned previously that the disadvantage of direct mapping is that two words with the same index in their address but different tag values cannot reside in cache memory at the same time.

A third type of cache organization, called set-associative mapping, is an improvement over the direct mapping organization in that each word of cache can store two or more words of memory under the same index address.

Each data word is stored together with its tag and the number of tag-data items in one word of cache is said form a set. Each tag requires six bits and each data word has 12 bits, so the word length is 2(6 + 12) = 36 bits. An index address of nine bits can accommodate 512 words. Thus the size of cache memory is 512 x 36. it can accommodate 1024 words of main memory since each word of cache contains two data words.

Replacement Techniques

A number of replacement techniques can be used. These include a randomly selected block (random selection), the block that has been in the cache the longest (first-in-first- out, FIFO), and the block that has been used the least while residing in the cache (least recently used, LRU).

The LRU algorithm requires the use of a cache controller circuit that keeps track of references to all blocks while residing in the cache. This can be achieved through a number of possible implementations. Among these implementations is the use of counters. In this case each cache block is assigned a counter. Upon a cache hit, the counter of the corresponding block is set to 0, all other counters having a smaller value than the original value in the counter of the hit block are incremented by 1, and all counters having a larger value are kept unchanged. Upon a cache miss, the block whose counter is showing the maximum value is chosen for replacement, the counter is set to 0, and all other counters are incremented by 1.

Example

Consider the case of a 4x8 two-dimensional array of numbers, A. Assume that each number in the array occupies one word and that the array elements are stored column-major order in the main memory from location 1000 to location 1031. The cache consists of eight blocks each consisting of just two words. Assume also that whenever needed, LRU replacement policy is used. We would like to examine the changes in the cache if each of the above three mapping techniques is used as the following sequence of requests for the array elements are made by the processor:

 $a_{0,0}, a_{0,1}, a_{0,2}, a_{0,3}, a_{0,4}, a_{0,5}, a_{0,6}, a_{0,7}$ $a_{1,0}, a_{1,1}, a_{1,2}, a_{1,3}, a_{1,4}, a_{1,5}, a_{1,6}, a_{1,7}$

Solution	Main Memory
	A(0,0) 1000 Block 0
	A(1,0) 1001
	A(2,0) 1002 Block 1
	A(3,0) 1003
	A(0,1) 1004 Block 2
	A(1,1) 1005
	A(2,1) 1006 Block 3
Cache	A(3,1) 1007
Block 0	A(0,2) 1008 Block 4
1-01-0-0	A(1,2) 1009
Block 1	A(2,2) 1010 Block 5
	A(3,2) 1011
Block 2	A(0,3) 1012 Block 6
	A(1,3) 1013
Block 3	A(2,3) 1014 Block 7
	A(3,3) 1015
Block 4	A(0,4) 1016 Block 8
	A(1,4) 1017
Block 5	A(2,4) 1018 Block 9
	A(3,4) 1019
Block 6	A(0,5) 1020 Block 10
	A(1,5) 1021
Block 7	A(2,5) 1022 Block 11
	A(3,5) 1023
	A(0,6) 1024 Block 12
	A(1,6) 1025
	A(2,6) 1026 Block 13
	A(3,6) 1027
	A(0,7) 1028 Block 14
	A(1.7) 1029
	A(2,7) 1030 Block 15
	A(3.7) 1031

Solution

Direct Mapping shows that there were 16 cache misses (not a single cache hit) and that the number of replacements made is 12 (these are shown tinted). It also shows that out of the available eight cache blocks, only four (0, 2, 4, and 6) are used, while the remaining four are inactive all the time. This represents a 50% cache utilization.

		MM block	Cache block						Cache	sta	tus				
Request	Cache hit/miss	number (i)	number (j)	B	LO	BL1	Bl	L2	BL3	Bl	L4	BL5	BI	.6	BL7
A(0,0)	Miss	0	0	0	1										
A(0,1)	Miss	2	2	0 0	0 1		0	1							
A(0,2)	Miss	4	4	0 0	0 1		1 0	1 1		0	1				
A(0,3)	Miss	6	6	0 0	0 1		1 0	1 1		2 0	2 1		0	1	
A(0,4)	Miss	8	0	0	0		1 0	1 1		2 0	2 1		3 0	3 1	
A(0,5)	Miss	10	2	4	4		1	1		2	2		3 0	3 1	
A(0,6)	Miss	12	4	4	4		5	5		2	2		3 0	3	
				4	4		5	5		6	6		3	3	
A(0,7)	Miss	14	6	0 4	1 4		0 5	1 5		0 6	1 6		0 7	1 7	
A(1,0)	Miss	0	0	0 0	1 0		0 5	1 5		0 6	1 6		0 7	1 7	
A(1,1)	Miss	2	2	0 0	1 0		0 1	1 1		0 6	1 6		0 6	1 6	
A(1,2)	Miss	4	4	0 0	1 0		0 1	1 1		0 2	1 2		0 6	1 6	
A(1,3)	Miss	6	6	0 0	1 0		0 1	1 1		0 2	1 2		0 3	1 3	
A(1,4)	Miss	8	0	0 4	1 4		0	1		02	1 2		03	13	
A(1,5)	Miss	10	2	0 4	1 4		0	1 5		02	12		03	13	
A(1,6)	Miss	12	4	0	4 1 4		0 5	1 5		0	1		0	1	
A(1,7)	Miss	14	6	4	1		0	1		6 0	6		3	3	
				4	4		5	5		6	6		7	7	

Fully Associative Mapping shows that there were eight cache hits (50% of the total number of requests) and that there were no replacements made. It also shows 100% cache utilization.

Set-Associative Mapping (With Two Blocks per Set) shows that there were 16 cache misses (not a single cache hit) and that the number of replacements made is 12 (these are shown tinted). It also shows that of the available four cache sets, only two sets are used, while the remaining two are inactive all the time. This represents 50% cache utilization.

Request	Cache hit/miss	MM block number (i)	Cache block number	B	LO	BI	L1	BI	L2		che L3	sta Bl	tus L4	B	L5	BI	L6	BI	L7
A(0,0)	Miss	0	0	0	1														
A(0,1)	Miss	2	1	0	0 1 0	0	1												
A(0,2)	Miss	4	2	0 0 0	1	1 0 1	1 1 1	0 2	1 2										
A(0,3)	Miss	6	3	0	1	0	1	02	1 2	0 3	1 3								
A(0,4)	Miss	8	4	0 0	1 0	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4						
A(0,5)	Miss	10	5	0	1	0	1	0	1 2	03	1	0 4	1	0 5	1 5				
A(0,6)	Miss	12	6	0 0	1 0	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6		
A(0,7)	Miss	14	7	0 0	1 0	0 1	1 1	0 2	1 2	0 3	1	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,0)	Hit	0	0	0 0	1 0	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,1)	Hit	2	1	0 0	1 0	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,2)	Hit	4	2	0 0	1 0	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,3)	Hit	6	3	0 0	$1 \\ 0$	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,4)	Hit	8	4	0 0	1 0	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,5)	Hit	10	5	0 0		0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,6)	Hit	12	6	0 0	$\begin{array}{c} 1 \\ 0 \end{array}$	$\begin{array}{c} 0 \\ 1 \end{array}$	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7
A(1,7)	Hit	14	7	0 0	$\begin{array}{c} 1 \\ 0 \end{array}$	0 1	1 1	0 2	1 2	0 3	1 3	0 4	1 4	0 5	1 5	0 6	1 6	0 7	1 7

TABLE 6.4 Fully Associative Mapping

		MM							Cache	sta	tus			
	Cache	block number	Cache block		Set	# 0)	Set	#1		Set	#2	Set	#3
Request	hit/miss	(i)	number	B	LO	B	L1	BL2	BL3	B	L4	BL5	BL6	BL7
A(0,0)	Miss	0	0	0	1									
A(0,1)	Miss	2	2	0	0 1 0					0	1 1			
A(0,2)	Miss	4	0	0 0 0	1	0 2	1 2			1 0 1	1			
A(0,3)	Miss	6	2	0	1	02	1 2			0	1	0 1 3 3		
A(0,4)	Miss	8	0	0 4	1 4	0	1			1 0	1	5 5 0 1 3 3		
A(0,5)	Miss	10	2	0	1	0	2			1	1	0 1		
A(0,6)	Miss	12	0	4	4	2	2			5	5	3 3 0 1		
A(0,7)	Miss	14	2	4 0	4	6 0	6 1			5 0	5 1	3 3 0 1		
A(1,0)	Miss	0	0	4	4		6 1			5 0	5 1	7 7 0 1		
A(1,1)	Miss	2	2	0	0 1	0	6 1			5 0	5	7 7 0 1		
A(1,2)	Miss	4	0	0	0	6 0	6			1	1	7 7 0 1		
A(1,3)	Miss	6	2	0 0	0 1	2 0	2			1 0	1 1	7 7 0 1		
A(1,4)	Miss	8	0	0	0	2 0	2 1			1 0	1 1	3 3 0 1		
A(1,5)	Miss	10	2	4 0	4	0	2 1			1	1	3 3 0 1		
A(1,6)	Miss	12	0	4 0	4 1	2 0	2			5 0	5 1	3 3 0 1		
A(1,7)	Miss	14	2	4 0 4	4 1 4	6 0 6	6 1 6			5 0 4	5 1 4	$ \begin{array}{ccc} 3 & 3 \\ 0 & 1 \\ 2 & 2 \end{array} $		

TABLE 6.5 Set-Associative Mapping

Writing into Cache

If the operation is a write, there are two ways that the system can precede. The simplest and most commonly used procedure is to update main memory with every memory write operation, with cache memory being updated in parallel if it contains the word at the specified address. This is called the *write-through* method. The advantage that the main memory always contains the same data as the cache.

The second procedure is called the write-back method. In this method only the cache location is updated during a write operation. The location is then marked by a flag so that later when the word is removed from the cache it is copied into main memory. The reason to reduce the number of update time for the same main memory location.

5.2.4 Virtual Memory

Address Space and Memory Space: An address used by a programmer will be called a virtual address, and the set of such addresses the address space. An address in main memory is called a location or physical address. The set of such locations is called the memory space.

Example: N=1024K and M =32K.






Figure 9: Virtual Memory

Address Mapping Using Pages

The physical memory is broken down into groups of equal size called *blocks*, which may range from 64 to 4096 words each. The term page refers to groups of address space of the same size. Example: if a page or block consists of 1K words, then, address space is divided into 1024 pages, and main memory divided into 32 blocks.

In a computer with 2^p words per page, p bits are used to specify a line address and the remaining high-order bits of the virtual address specify the page number. Example: N = 8K and M = 4K










Figure 11: Associative Memory Page Table

Memory Management

Memory management system is a collection of hardware and software procedures for managing the various programs residing in memory. It is more convenient to divide programs and data into logical parts called *segments*. A segment is a set of logically related instructions or data elements associated with a given name. Segments may be generated by the programmer or by the operating system.

The address generated by a segmented program is called a *logical address*. This is similar to a virtual address except that logical address space is associated with variable-length segments rather that fixed length pages.






(b) Associative memory translation look-aside buffer (TLB)



Example



Logical address (in haxadecimal)

		A CONTRACTOR OF A CONTRACTOR O
6	02	76

