Computer Arithmetic

Addition and Subtraction Dr. Mohammed Abdulridha Hussain

Signed Magnitude

Operation	Add	Subtract Magnitudes			
	Magnitudes	When $A > B$	When $A < B$	When $A = B$	
(+A) + (+B)	+(A + B)		20 Martine H	IA < I Ra	
(+A) + (-B)	Real Providence	+(A - B)	-(B-A)	+(A - B)	
(-A) + (+B)		-(A - B)	+(B-A)	+(A - B)	
(-A) + (-B)	-(A + B)	Alder Actions			
(+A) - (+B)		+(A - B)	-(B-A)	+(A - B)	
(+A) - (-B)	+(A + B)				
(-A) - (+B)	-(A + B)				
(-A) - (-B)		-(A - B)	+(B-A)	+(A - B)	


Signed Magnitude


- Addition(Subtraction) algorithm:
- When the signs of A and B are identical . Add the two magnitudes and attach the sign of A to the result.
- When the signs of A and B are different , compare the magnitudes and subtract the smaller from the larger. Choose the sign of the result to be the same as A if A>B or the complement of the sign of A if A<B.
- If the two magnitudes are equal, subtract B from A and make the sign of the result positive.

Hardware Implementation


- Let A & B two registers that hold the magnitudes of the numbers and As & Bs be two flip-flop that hold the corresponding signs.
- Complementer = XOR
- Adder = Full Adder
- E = Carry; AVF = overflow register
- If M = 0 ; Transfer B & Add
- If M = 1; $s = A + \overline{B} + 1 = A B$

Hardware Implementation






With signed-2's Complement data: Hardware implementation




Hardware Algorithm



Computer Arithmetic


Multiplication Algorithms Dr. Mohammed Abdulridh Hussain



 The sign of the product is determined from the signs of the multiplicand and multiplier. If they are alike, the sign of the product is positive. If they are unlike, the sign of the product is negative.

 First, Instead of providing registers to store and add simultaneously as many binary numbers as there are bits in the multiplier, it is convenient to provide an adder for summation of only two binary numbers and successively accumulate the partial products in a register.

- Second, instead of shifting the multiplicand to the left, the partial product is shifted to the right, which results in leaving the partial product and the multiplicand in the required relative positions.
- Third, when the corresponding bit of the multiplier is 0, there is no need to add all zeros to the partial product since it will not alter its value.




 Initially, the multiplicand is in register B and the multiplier in Q. The sum of A and B forms a partial product which is transferred to the EA register. Both partial product and multiplier are shifted to the right.

Hardware Algorithm

- The signs are compared, both A and Q are set to correspond to the sign of the product since a double-length product will be stored in registers A and Q.
- Register A and E are cleared and the sequence counter SC is set to a number equal to the number of bits of the multiplier. Since an operand must be stored with its sign. One bit of the word will be occupied by the sign and the magnitude will consist of n-1 bits.

Hardware Algorithm

- After the initialization, the low-order bit of the multiplier in Q_n is tested. If it is a 1, the multiplicand in B is added to the present partial product in A. If it is a 0, nothing is done. Register EAQ is then shifted once to the right to form the new partial product. The sequence counter is decremented by 1 and its new value checked.
- If it is not equal to zero, the process is repeated an a new partial product is formed. The process stops when SC = 0.



Example

Multiplicand $B = 10111$	E	Α	Q	SC
Multiplier in Q	0	00000	10011	101
$Q_n = 1$; add B		10111		
First partial product	0	10111		
Shift right EAQ	0	01011	11001	100
$Q_n = 1$; add B		10111		
Second partial product	1	00010		
Shift right EAQ	0	10001	01100	011
$Q_n = 0$; shift right EAQ	0	01000	10110	010
$Q_n = 0$; shift right EAQ	0	00100	01011	001
$Q_n = 1$; add B		10111		'
Fifth partial product	0	11011		
Shift right EAQ	0	01101	10101	000

Computer Arithmetic

Booth Multiplication Algorithm Dr. Mohammed Abdulridha Hussain


- It operates on the fact that strings of 0's in the multiplier require no addition but just shifting, and a string of 1's in the multiplier from bit weight 2^k to weight 2^m can be treated as 2^{k+1} – 2^m.
- For example
- 001110 (+14) has 2⁴ to 2¹ (k = 4, m = 1).


 2⁴ - 2¹ = 16 - 2 = 14, therefore, the multiplication M x 14, where M is the multiplicand and 14 the multiplier, can be done as M x 2⁴ - M x 2¹. Thus the product can be obtained by shifting the binary multiplicand M four times to the left and subtracting M shifted left once.

 Booth algorithm requires examination of the multiplier bits and shifting of the partial product. Prior to the shifting, the multiplicand may be added to the partial product, subtracted from the partial product, or left unchanged according to the following rules:

- The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1's in the multiplier.
- The multiplicand is added to the partial product upon encountering the first 0 (provided that there was a previous 1) in a string of 0's in the multiplier.
- The partial product does not change when the multiplier bit is identical to the previous multiplier bit.

Hardware






Algorithm

• If the two bits are equal to 10, it means that the first 1 in a string of 1's has been encountered. This is requires a subtraction of the multiplicand from the partial product in AC. If the two bits are equal to 01, it means that the first 0 in a string of 0's has been encountered. This requires the addition of the multiplicand to the partial product in AC. When the two bits are equal, the partial product does not change.


Example (-9) X (-13) = 117

		DD 10111				
Qn	Q_{n+1}	BR = 10111 BR + 1 = 01001	AC	QR	Q_{n+1}	SC
		Initial	00000	10011	0	101
1 0	Subtract BR	01001				
			01001			
		ashr	00100	11001	1	100
1	1	ashr	00010	01100	1	011
0	1	Add BR	10111			
			11001			
		ashr	11100	10110	0	010
0	0	ashr	11110	01011	0	001
1	0	Subtract BR	01001			
			00111			
		ashr	00011	10101	1	000

Array Multiplier



4-bit by 3 bit array multiplier



Computer Arithmetic

Division Algorithms Dr. Mohammed Abdulridha Hussain


Divisor:

B = 10001

11010 0111000000 01110 011100 -10001 -010110 --10001 --001010 ---010100 ----10001 ----000110 ----00110

Quotient = Q

Dividend = A5 bits of A < B, quotient has 5 bits 6 bits of $A \ge B$ Shift right B and subtract; enter 1 in Q7 bits of remainder $\geq B$ Shift right B and subtract; enter 1 in Q Remainder < B; enter 0 in Q; shift right B Remainder $\geq B$ Shift right B and subtract; enter 1 in QRemainder < B; enter 0 in Q Final remainder



Divisor $B = 10001$,	Call Stirle	\overline{B} + 1 = 011	11	
	E	A	0	SC
Dividend: shl EAQ add \overline{B} + 1	0	01110 11100 01111	00000	5
E = 1 Set $Q_n = 1$ shl EAQ Add $\overline{B} + 1$	1 1 0	01011 01011 10110 01111	00001 00010	4
E = 1 Set $Q_n = 1$ shl EAQ Add $\overline{B} + 1$	1 1 0	00101 00101 01010 01111	00011 00110	3
$E = 0$; leave $Q_n = 0$ Add B	0	11001 10001	00110	
Restore remainder shl EAQ Add \overline{B} + 1	1 0	01010 10100 01111	01100	2
E = 1 Set $Q_n = 1$ shl EAQ Add $\overline{B} + 1$	1 1 0	00011 00011 00110 01111	01101 11010	1
$E = 0$; leave $Q_n = 0$ Add B	0	10101 10001	11010	
Restore remainder Neglect E	1	00110	11010	0
Remainder in A : Quotient in Q :		00110	11010	

Examples

• By using Addition & Subtraction algorithms solves the following:

- Multiplication
- (21 x 31)
- Booth multiplication (15 x 13), (15 x -13)
- Division
- (15 / 3) , (163/11)